

# Altera® Transceiver Design Workshop

**El Camino**  
Training - Engineering - Consultancy



## Description

Learn how to implement high-speed I/O protocols using Altera serial transceivers. Optimize your design by taking advantage of the architecture, operating modes, and features discussed throughout the course. Gain an understanding of the fundamentals of signal integrity in high-speed design.

You will gain hands-on experience implementing high speed transceiver channels using the Quartus II MegaWizard Plug-In. This course focuses on Stratix IV GX / GT transceivers mainly. Differences to Cyclone IV GX and Arria II GX FPGAs are discussed. Special courses for Cyclone / Arria are options for in-house training.

## Skills Developed

- Understand basic transceiver functionality
- Describe transceiver block architecture in general
- Utilize transceiver clocking blocks and options
- Utilize transceiver PCS sublayer blocks and options
  - Phase compensation
  - Encoding
  - Word, Lane, and Clock Alignment
- Understand the blocks and options in PMA layer
- Describe the transceiver control functions
  - Resets, Power-down, Loopback
  - Calibration block
- Use the Transceiver MegaWizard Plug-In Manager
- Describe the transceiver design flow
- Implement and simulate a transceiver design
- Learn how to use Dynamic Reconfiguration
  - Basics
  - Examples
- Perform debugging transceivers
- Describe the power supply requirements and solution options
- Describe the signal interfacing requirements and solution options
  - Clock and signal interfacing
  - Signal integrity for transceiver board design
  - PCB trace design
- Apply the knowledge from this class in a real life lab using transceiver hardware

Course Length	3 days
Language	Presentation in German or English Slides and documentation in English
Platform	PC Windows XP / Windows 7
Pricing	Public 1500,- EUR/attendee In-House On Request
Dates	See schedule at <a href="http://www.elcamino.de">http://www.elcamino.de</a>

## Skills Required

- Working knowledge of design entry and compilation using the Quartus II software
- Basic knowledge in high-speed design is helpful
- Experience with PCs and the Windows operating system

## Exercises

- Encoding Example
- Clock Alignment
- Lane Alignment
- Transceiver design generation
- Transceiver design simulation
- Transceiver design implementation
- Dynamic reconfiguration
- Transceiver power estimation

El Camino GmbH  
Landshuter Str. 1  
84048 Mainburg  
Germany

phone: +49-8751-8787-0  
fax: +49-8751-842876  
e-mail: [info@elca.de](mailto:info@elca.de)  
[www.elcamino.de](http://www.elcamino.de)

© 2010 El Camino GmbH

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are either registered trademarks or trademarks of Altera Corporation in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.



**ALTERA**®